Skip to content
Projects
Groups
Snippets
Help
Loading...
Help
Contribute to GitLab
Sign in / Register
Toggle navigation
S
SIMEL_2
Project
Project
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
1
Issues
1
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
CI / CD
CI / CD
Pipelines
Schedules
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Commits
Issue Boards
Open sidebar
Administrator
SIMEL_2
Repository
You need to sign in or sign up before continuing.
8ad1ae661c0a76826aae4350abd57bb4f9898936
Switch branch/tag
simel_2
simel2_home
Packages
Src
STC
language
StcWCNVARAttiAccesso_it_IT.properties
Find file
Blame
History
Permalink
Initial commit
· 8ad1ae66
prova
authored
Dec 24, 2019
8ad1ae66
StcWCNVARAttiAccesso_it_IT.properties
19 Bytes
Edit
Web IDE
Replace StcWCNVARAttiAccesso_it_IT.properties
×
Attach a file by drag & drop or
click to upload
Commit message
Replace StcWCNVARAttiAccesso_it_IT.properties
Replace file
Cancel
A new branch will be created in your fork and a new merge request will be started.
